Abstract-The Large Hadron Collider has en upgrades towards a High Luminosity LHC del the LHC nominal instantaneous luminosity. The Upgrade will accommodate the detector and system for the HL-LHC. In particular, th Calorimeter will completely replace front-en electronics using a new read-out architectu detector data will be transferred for every bea PreProcessors located in off-detector counting r data bandwidth of roughly 80 Tbps. The Til larger pipelines memories and must provide pre trigger information to Level 0/1 trigger syste system represents the link between the front-en the overall ATLAS data acquisition system. I the interface between the Detector Control Syst end electronics which is used to control and voltage distribution system. The TilePPr i transmitting the commands to configure, contro front-end electronics.
I. INTRODUCTION
HE Tile Calorimeter (TileCal) [1] i calorimeter of the ATLAS [2] experime Hadron Collider (LHC) at CERN. TileCa detector using steel plates as absorber and p tiles as active material. This detector covers t the ATLAS experiment and it is divided in along the beam direction, each of whic azimuthally into 64 modules ( Figure 1a ). The Tubes (PMTs) and the front-end electronics a super-drawers in the outermost part of the 1b). The complete read-out of the TileCal c total of 9852 PMTs. Digitized data is stored in the fron reception of a Level-1 trigger acc Interface boards send the selected Drivers (RODs) [3] in the back-e responsible of processing the inco average rate of 100 kHz.
II. THE ATLAS TILE CALORIME
After the ATLAS Phase II Upgr Luminosity LHC (HL-LHC) w instantaneous luminosity of 5-7·10 close to 200 events delivering a tot 3000 fb -1 in ten years. The Phase II Upgrade requirem redesign of the read-out architectu improve the event selections and co levels, latency and high data rates. nt-end electronics until the ceptance signal, when the d events to the Read-Out nd electronics. RODs are ming data at a maximum ETER PHASE II UPGRADE rade [4] in 2024, the High will provide a nominal 0 34 cm -2 s -1 with a pileup al integrated luminosity of ments imply the complete ure and trigger systems to ope with the new radiation e read-out architecture for II Upgrade. The new readigital trigger system where mit all the digitized samples to the Tile PreProcessors (TilePPr) in the bac at the LHC frequency. 
A. The Tile Calorimeter Demonstrator Proj
The Demonstrator project aims to evaluate architecture and trigger system interfaces bef replacement of the electronics during the A Upgrade.
The performance of the upgraded front-en be evaluated with test beam during 2015 insertion of one Demonstrator module conta electronics into the ATLAS detector at the en Figure 4 shows a diagram of the read-ou the Demonstrator, where the Demonstrator analog trigger signals to the L1Calo system a trigger system will not be present until Demonstrator module also will contain al needed for the digitization of analog signal circuitry and high speed data links with the Ti all the electronics needed to operate and di voltage to the PMTs. 
III. THE TILE CALORIMETER PREPRO
The TilePPr will be the main component electronics after the ATLAS Phase II Upgra will provide a high speed link for the read-o monitoring of the front-end electronics. More will send calibrated information to the ATLA with improved granularity and precision.
High speed links will be used to distribute and Control (TTC) information and Detector (DCS) commands towards the detector. Figure 5 shows a preliminary diagram of Phase II Upgrade. The TilePPr will have an factor, where each TilePPr will operate u modules, each one containing up to 48 PMT TilePPr will be needed for the total read-ou detector. A Rear Transition Module (RTM TilePPr to interface with the FELIX [6] A. The TilePPr prototype The TilePPr prototype [7] has be in the framework of the Demonstra is able to read out and operate t providing compatibility between th the Demonstrator module. Figure 6 prototype of the TilePPr. Four QSFP optical modules a TilePPr with the Daughter Boar electronics. The Xilinx Virtex 7 FPG speed asymmetric links using the G [10] protocol for the high speed incoming data is decoded in the Vir the Cyclic Redundancy Check (CR the events in circular pipeline memo a trigger acceptance signal. When th is received, the selected events are e memories, packed and sent to the compatibility with the present archit The Virtex 7 FPGA decodes extracts the clock from the TTC st the front-end electronics. The extra with a high performance jitter cle reference clock to the GBT links.
The uplink (back-end to front-e send DCS and TTC commands at th GBT protocol (4.8 Gbps). The down operate at 9.6 Gbps in order to have r.
en designed and produced ator project. This prototype the Demonstrator module he current architecture and shows a picture of the first pe.
are used to interface the rds [8] in the front-end GA [9] implements 16 high GigaBit Transceiver (GBT) d communication. All the rtex 7, which also performs RC) calculation and stores ories until the reception of he trigger acceptance signal extracted from the pipeline RODs to keep backward tecture. the TTC commands and tream distributing them to cted TTC clock is cleaned eaner which provides the nd electronics) is used to he standard data rate of the nlink has been modified to e enough data bandwidth to read out all the channels of the Demonstrator module every bunch crossing (~25 ns).
An Avago MiniPOD TX connected to the Kintex 7 FPGA will be use to interface the TilePPr with the Level 0/1 trigger systems. The Kintex 7 FPGA will receive read-out data from the Virtex 7 and will send pre-processed trigger information to the trigger systems.
The TilePPr prototype is also intended as a platform to test new algorithms for energy reconstruction, time and quality factor for the Phase II Upgrade.
IV. CONCLUSIONS
A new read-out architecture with a fully digital trigger will be implemented to cope with the new requirements of the HL-LHC during the ATLAS Phase II Upgrade. The increase of the radiation levels and the larger expected data bandwidth implies the complete redesign of the front-end and back-end electronics of the Tilecal.
As part of the Demonstrator project, the TilePPr prototype has been designed and produced. The first TilePPr prototypes have been tested successfully. The test results confirm the expected performance of the prototype.
The TilePPr prototype will be used to evaluate the Demonstrator module in the test beam campaigns during 2015-2016 and to operate and read out the new electronics that will be inserted in the ATLAS detector at the end of 2016.
